Texas Instruments Incorporated XDLP472TE0FYW
  • ECCN
    3A001.a.3
  • ECCN Governance
    EAR
  • HTS Code
    8542.31.00.30
  • SB Code
    8542.31.00.30
  • Technology
    CMOS
  • Width (mm)
    22.3
  • Length (mm)
    32.2
  • JESD-30 Code
    R-CPGA-P149
  • Package Code
    PGA
  • Package Shape
    RECTANGULAR
  • Package Style
    GRID ARRAY Meter
  • Surface Mount
    NO
  • Terminal Form
    PIN/PEG
  • Address Bus Width
    0
  • Bus Compatibility
    I2C, SPI, USB
  • Terminal Position
    PERPENDICULAR
  • Number of Terminals
    149
  • Terminal Pitch (mm)
    1.27
  • Display Configuration
    3840 x 2160 PIXELS
  • Package Body Material
    CERAMIC, METAL-SEALED COFIRED
  • Seated Height-Max (mm)
    3.19
  • Supply Voltage-Max (V)
    1.95
  • Supply Voltage-Min (V)
    1.71
  • Supply Voltage-Nom (V)
    1.8
  • External Data Bus Width
    0
  • Supply Current-Max (mA)
    1200
  • Package Equivalence Code
    PGA149,16X20,50
  • Clock Frequency-Max (MHz)
    130
  • uPs/uCs/Peripheral ICs Type
    DISPLAY CONTROLLER, DLP
  • Operating Temperature-Max (Cel)
    70
  • Operating Temperature-Min (Cel)
    0

0 suppliers available to buy or to bid for XDLP472TE0FYW

Send an RFQ

Your RFQ will be directly sent to our expert: Pari

Send an RFQ
XDLP472TE0FYW
Send an RFQ
XDLP472TE0FYW