XCR3256XL-12CS280I
Xilinx,Inc.
- Lifecycle statusTransferred
- DescriptionEE PLD, 12ns, 256-Cell, CMOS, PBGA280
- Category
- ECCNEAR99
- ECCN GovernanceEAR
- HTS Code8542.39.00.01
- SB Code8542.39.00.00
- JTAG BSTYES
- TechnologyCMOS
- Width (mm)16
- Length (mm)16
- JESD-30 CodeS-PBGA-B280
- Organization0 DEDICATED INPUTS, 164 I/O
- Package CodeTFBGA
- Package ShapeSQUARE
- Package StyleGRID ARRAY, THIN PROFILE, FINE PITCH Meter
- Surface MountYES
- Terminal FormBALL
- J-STD-609 Codee0
- Output FunctionMACROCELL
- Terminal FinishTIN LEAD
- DLA QualificationNot Qualified
- Temperature GradeINDUSTRIAL
- Terminal PositionBOTTOM
- Additional FeatureYES
- Number of I/O Lines164
- Number of Terminals280
- Terminal Pitch (mm)0.8
- Number of Macro Cells256
- Package Body MaterialPLASTIC/EPOXY
- In-System ProgrammableYES
- Propagation Delay (ns)12
- Seated Height-Max (mm)1.2
- Supply Voltage-Max (V)3.6
- Supply Voltage-Min (V)2.7
- Supply Voltage-Nom (V)3.3
- Programmable Logic TypeEE PLD
- Package Equivalence CodeBGA280,19X19,32
- Clock Frequency-Max (MHz)88
- Moisture Sensitivity Level3
- Number of Dedicated Inputs0
- Peak Reflow Temperature (Cel)240
- Operating Temperature-Max (Cel)85
- Operating Temperature-Min (Cel)-40
- Time@Peak Reflow Temperature-Max (s)30
0 suppliers available to buy or to bid for XCR3256XL-12CS280I
Send an RFQ
Your RFQ will be directly sent to our expert: Pari
Send an RFQ
XCR3256XL-12CS280I