XC73144-10PG184I

Xilinx,Inc.

Xilinx,Inc. XC73144-10PG184I
  • HTS Code
    8542.39.00.01
  • SB Code
    8542.31.00.55
  • Technology
    CMOS
  • JESD-30 Code
    S-CPGA-P184
  • Package Code
    PGA
  • Package Shape
    SQUARE
  • Package Style
    GRID ARRAY Meter
  • Surface Mount
    NO
  • Terminal Form
    PIN/PEG
  • Output Function
    MACROCELL
  • DLA Qualification
    Not Qualified
  • Temperature Grade
    INDUSTRIAL
  • Terminal Position
    PERPENDICULAR
  • Additional Feature
    PAL BLOCKS INTERCONNECTED BY PIA; 144 MACROCELLS; CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V
  • Number of Terminals
    184
  • Package Body Material
    CERAMIC, METAL-SEALED COFIRED
  • Supply Voltage-Nom (V)
    5
  • Programmable Logic Type
    UV PLD
  • Operating Temperature-Max (Cel)
    85
  • Operating Temperature-Min (Cel)
    -40

0 suppliers available to buy or to bid for XC73144-10PG184I

Send an RFQ

Your RFQ will be directly sent to our expert: Pari

Send an RFQ
XC73144-10PG184I
Send an RFQ
XC73144-10PG184I