XAC2C128-8VQG100Q
Xilinx,Inc.
- Lifecycle statusTransferred
- RoHSRoHS compliant
- REACHREACH compliant
- DescriptionFlash PLD, 7.5ns, 128-Cell, PLA-Type, CMOS, PQFP100
- Category
- HTS Code8542.39.00.01
- SB Code8542.31.00.55
- JTAG BSTYES
- TechnologyCMOS
- Width (mm)14
- Length (mm)14
- ArchitecturePLA-TYPE
- JESD-30 CodeS-PQFP-F100
- Organization0 DEDICATED INPUTS, 80 I/O
- Package CodeQFF
- Package ShapeSQUARE
- Package StyleFLATPACK Meter
- Surface MountYES
- Terminal FormFLAT
- J-STD-609 Codee3
- Output FunctionMACROCELL
- Terminal FinishMATTE TIN
- Number of Inputs80
- DLA QualificationNot Qualified
- Number of Outputs80
- Temperature GradeAUTOMOTIVE
- Terminal PositionQUAD
- Additional FeatureYES
- Number of I/O Lines80
- Number of Terminals100
- Terminal Pitch (mm)0.5
- Number of Macro Cells128
- Package Body MaterialPLASTIC/EPOXY
- In-System ProgrammableYES
- Propagation Delay (ns)7.5
- Seated Height-Max (mm)1.2
- Supply Voltage-Max (V)1.9
- Supply Voltage-Min (V)1.7
- Supply Voltage-Nom (V)1.8
- Programmable Logic TypeFLASH PLD
- Package Equivalence CodeTQFP100,.63SQ
- Clock Frequency-Max (MHz)119
- Moisture Sensitivity Level3
- Number of Dedicated Inputs0
- Peak Reflow Temperature (Cel)260
- Operating Temperature-Max (Cel)125
- Operating Temperature-Min (Cel)-40
- Screening Level / Reference StandardAEC-Q100
- Time@Peak Reflow Temperature-Max (s)30
0 suppliers available to buy or to bid for XAC2C128-8VQG100Q
Send an RFQ
Your RFQ will be directly sent to our expert: Pari
Send an RFQ
XAC2C128-8VQG100Q