PERFORMANCE SEMICONDUCTOR CORP P74FCT3480DD
  • HTS Code
    8542.39.00.01
  • SB Code
    8542.39.00.00
  • Width
    7.62 mm
  • Family
    FCT
  • Length
    31.75 mm
  • Technology
    CMOS
  • JESD-30 Code
    R-GDIP-T24
  • Package Code
    DIP
  • JESD-609 Code
    e0
  • Logic IC Type
    PARITY GENERATOR/CHECKER
  • Package Shape
    RECTANGULAR
  • Package Style
    IN-LINE Meter
  • Surface Mount
    NO
  • Terminal Form
    THROUGH-HOLE
  • Number of Bits
    8
  • Terminal Pitch
    2.54 mm
  • Output Polarity
    TRUE
  • Terminal Finish
    TIN LEAD
  • Seated Height-Max
    5.08 mm
  • Temperature Grade
    COMMERCIAL
  • Terminal Position
    DUAL
  • Additional Feature
    EVEN PARITY GENERATOR; ODD/EVEN PARITY CHECKER; MULTIPLE CENTER PIN VCC AND GND
  • Number of Functions
    2
  • Number of Terminals
    24
  • Qualification Status
    Not Qualified
  • Package Body Material
    CERAMIC, GLASS-SEALED
  • Propagation Delay (tpd)
    4.1 ns
  • Package Equivalence Code
    DIP28,.3
  • Operating Temperature-Max
    70 Cel
  • Operating Temperature-Min
    0 Cel
  • Supply Voltage-Max (Vsup)
    3.5 V
  • Supply Voltage-Min (Vsup)
    3.1 V
  • Supply Voltage-Nom (Vsup)
    3.3 V

0 suppliers available to buy or to bid for P74FCT3480DD

Send an RFQ

Negotiated savings, bought with a click.

Send an RFQ
P74FCT3480DD
Send an RFQ
P74FCT3480DD