EP20K100FI324-1
ALTERA CORP
- Lifecycle statusDiscontinued
- REACHREACH compliant
- DescriptionLoadable PLD, 2.5ns, CMOS, PBGA324
- Category
- ECCN3A991.d
- ECCN GovernanceEAR
- HTS Code8542.31.00.55
- SB Code8542.31.00.55
- JTAG BSTYES
- TechnologyCMOS
- Width (mm)19
- Length (mm)19
- ArchitecturePLA-TYPE
- JESD-30 CodeS-PBGA-B324
- Organization4 DEDICATED INPUTS, 246 I/O
- Package CodeBGA
- Package ShapeSQUARE
- Package StyleGRID ARRAY Meter
- Surface MountYES
- Terminal FormBALL
- J-STD-609 Codee0
- Output FunctionMACROCELL
- Terminal FinishTIN LEAD
- Number of Inputs246
- DLA QualificationNot Qualified
- Number of Outputs246
- Terminal PositionBOTTOM
- Number of I/O Lines246
- Number of Terminals324
- Terminal Pitch (mm)1
- Number of Logic Cells4160
- Package Body MaterialPLASTIC/EPOXY
- In-System ProgrammableYES
- Propagation Delay (ns)2.5
- Seated Height-Max (mm)2.1
- Supply Voltage-Max (V)2.625
- Supply Voltage-Min (V)2.375
- Supply Voltage-Nom (V)2.5
- Programmable Logic TypeLOADABLE PLD
- Package Equivalence CodeBGA324(UNSPEC)
- Clock Frequency-Max (MHz)1250
- Moisture Sensitivity Level3
- Number of Dedicated Inputs4
- Peak Reflow Temperature (Cel)220
- Operating Temperature-Max (Cel)100
- Operating Temperature-Min (Cel)-40
0 suppliers available to buy or to bid for EP20K100FI324-1
Send an RFQ
Your RFQ will be directly sent to our expert: Pari
Send an RFQ
EP20K100FI324-1