ProductsManufacturers
Events
Send an RFQBOM Tool

74LVTH18512DGGRE4

Texas Instruments Incorporated

Texas Instruments Incorporated 74LVTH18512DGGRE4
  • HTS Code
    8542.39.00.01
  • SB Code
    8542.39.00.00
  • Family
    LVT
  • Direction
    BIDIRECTIONAL
  • Technology
    CMOS
  • Width (mm)
    6.1
  • Length (mm)
    17
  • Control Type
    INDEPENDENT CONTROL
  • JESD-30 Code
    R-PDSO-G64
  • Package Code
    TSSOP
  • Trigger Type
    POSITIVE EDGE
  • Logic IC Type
    BOUNDARY SCAN REG BUS TRANSCEIVER
  • Package Shape
    RECTANGULAR
  • Package Style
    SMALL OUTLINE, THIN PROFILE, SHRINK PITCH Meter
  • Surface Mount
    YES
  • Terminal Form
    GULL WING
  • J-STD-609 Code
    e4
  • Number of Bits
    9
  • Packing Method
    TR
  • Number of Ports
    2
  • Output Polarity
    TRUE
  • Terminal Finish
    NICKEL PALLADIUM GOLD
  • DLA Qualification
    Not Qualified
  • Temperature Grade
    INDUSTRIAL
  • Terminal Position
    DUAL
  • Additional Feature
    SUPPORTS IEEE STANDARD 1149.1-1990 BOUNDARY SCAN
  • Number of Functions
    2
  • Number of Terminals
    64
  • Terminal Pitch (mm)
    0.5
  • Load Capacitance (pF)
    50
  • Package Body Material
    PLASTIC/EPOXY
  • Output Characteristics
    3-STATE WITH SERIES RESISTOR
  • Propagation Delay (ns)
    6.8
  • Seated Height-Max (mm)
    1.2
  • Supply Voltage-Max (V)
    3.6
  • Supply Voltage-Min (V)
    2.7
  • Supply Voltage-Nom (V)
    3.3
  • Supply Current-Max (mA)
    24
  • Package Equivalence Code
    TSSOP64,.32,20
  • Moisture Sensitivity Level
    1
  • Output Low Current-Max (mA)
    64
  • Peak Reflow Temperature (Cel)
    260
  • Operating Temperature-Max (Cel)
    85
  • Operating Temperature-Min (Cel)
    -40
  • Propagation Delay-Max@Nom-Sup (ns)
    4.9
  • Time@Peak Reflow Temperature-Max (s)
    30

0 suppliers available to buy or to bid for 74LVTH18512DGGRE4

Send an RFQ

Your RFQ will be directly sent to our expert: Pari

Send an RFQ
74LVTH18512DGGRE4
Send an RFQ
74LVTH18512DGGRE4