72115L25TP
Integrated Device Technology, Inc.
- Lifecycle statusTransferred
- DescriptionPDIP 34.30x7.62x3.30 mm 2.54mm Pitch
- Category
- ECCNEAR99
- ECCN GovernanceEAR
- HTS Code8542.32.00.71
- SB Code8542.32.00.70
- TechnologyCMOS
- Width (mm)15.24
- Length (mm)37.211
- JESD-30 CodeR-PDIP-T28
- Memory Width16
- Package CodeDIP
- Output EnableNO
- Package ShapeRECTANGULAR
- Package StyleIN-LINE Meter
- Surface MountNO
- Terminal FormTHROUGH-HOLE
- J-STD-609 Codee0
- Memory IC TypeOTHER FIFO
- Operating ModeSYNCHRONOUS
- Cycle Time (ns)20
- Parallel/SerialPARALLEL/SERIAL
- Terminal FinishTIN LEAD
- DLA QualificationNot Qualified
- Temperature GradeCOMMERCIAL
- Terminal PositionDUAL
- Memory Organization512X16
- Number of Functions1
- Number of Terminals28
- Terminal Pitch (mm)2.54
- Access Time-Max (ns)14
- Number of Words Code512
- Memory Density (bits)8192
- Package Body MaterialPLASTIC/EPOXY
- Seated Height-Max (mm)5.08
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- Number of Words (words)512
- Standby Current-Max (A)0.006
- Supply Current-Max (mA)100
- Package Equivalence CodeDIP28,.3
- Clock Frequency-Max (MHz)28.6
- Moisture Sensitivity Level1
- Peak Reflow Temperature (Cel)245
- Operating Temperature-Max (Cel)70
- Operating Temperature-Min (Cel)0
0 suppliers available to buy or to bid for 72115L25TP
Send an RFQ
Send an RFQ Your RFQ will be directly sent to our expert: Pari
Send an RFQ
72115L25TP
Send an RFQ
72115L25TP