72104L50P
Integrated Device Technology, Inc.
- Lifecycle statusTransferred
- DescriptionPDIP 52.30x15.24x3.80 mm 2.54mm Pitch
- Category
- ECCNEAR99
- ECCN GovernanceEAR
- HTS Code8542.32.00.71
- SB Code8542.32.00.70
- TechnologyCMOS
- JESD-30 CodeR-PDIP-T40
- Memory Width9
- Package CodeDIP
- Output EnableYES
- Package ShapeRECTANGULAR
- Package StyleIN-LINE Meter
- Surface MountNO
- Terminal FormTHROUGH-HOLE
- J-STD-609 Codee0
- Memory IC TypeOTHER FIFO
- Operating ModeASYNCHRONOUS
- Cycle Time (ns)65
- Parallel/SerialPARALLEL
- Terminal FinishTIN LEAD
- DLA QualificationNot Qualified
- Temperature GradeCOMMERCIAL
- Terminal PositionDUAL
- Memory Organization4KX9
- Number of Functions1
- Number of Terminals40
- Terminal Pitch (mm)2.54
- Access Time-Max (ns)50
- Number of Words Code4K
- Memory Density (bits)36864
- Package Body MaterialPLASTIC/EPOXY
- Supply Voltage-Nom (V)5
- Number of Words (words)4096
- Standby Current-Max (A)0.002
- Supply Current-Max (mA)140
- Package Equivalence CodeDIP40,.6
- Clock Frequency-Max (MHz)15
- Moisture Sensitivity Level1
- Peak Reflow Temperature (Cel)245
- Operating Temperature-Max (Cel)70
- Operating Temperature-Min (Cel)0
0 suppliers available to buy or to bid for 72104L50P
Send an RFQ
Your RFQ will be directly sent to our expert: Pari
Send an RFQ
72104L50P