XC2C64-7CPG56I
Xilinx,Inc.
- Lifecycle statusDiscontinued
- RoHSRoHS compliant
- DescriptionFlash PLD, 7.5ns, 64-Cell, CMOS, PBGA56
- Category
- HTS Code8542.39.00.01
- SB Code8542.39.00.00
- Width6 mm
- Length6 mm
- JTAG BSTYES
- TechnologyCMOS
- JESD-30 CodeS-PBGA-B56
- Organization0 DEDICATED INPUTS, 45 I/O
- Package CodeLFBGA
- JESD-609 Codee1
- Package ShapeSQUARE
- Package StyleGRID ARRAY, LOW PROFILE, FINE PITCH Meter
- Surface MountYES
- Terminal FormBALL
- Terminal Pitch0.5 mm
- Output FunctionMACROCELL
- Terminal FinishTin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
- Propagation Delay7.5 ns
- Seated Height-Max1.35 mm
- Temperature GradeINDUSTRIAL
- Terminal PositionBOTTOM
- Additional FeatureREAL DIGITAL DESIGN TECHNOLOGY
- Supply Voltage-Max1.9 V
- Supply Voltage-Min1.7 V
- Supply Voltage-Nom1.8 V
- Number of I/O Lines45
- Number of Terminals56
- Qualification StatusNot Qualified
- Number of Macro Cells64
- Package Body MaterialPLASTIC/EPOXY
- In-System ProgrammableYES
- Programmable Logic TypeFLASH PLD
- Package Equivalence CodeBGA56,10X10,20
- Operating Temperature-Max85 Cel
- Operating Temperature-Min-40 Cel
- Moisture Sensitivity Level3
- Number of Dedicated Inputs0
- Peak Reflow Temperature (Cel)260
- Time@Peak Reflow Temperature-Max (s)30
0 suppliers available to buy or to bid for XC2C64-7CPG56I
Send an RFQ
Send an RFQ
Negotiated savings, bought with a click.
Send an RFQ
XC2C64-7CPG56I