Compliance Details

  • SB Code
    8541.29.00.80
  • HTS Code
    8541.29.00.95
  • ECCN Governance
    EAR
  • ECCN
    EAR99
Negotiated savings, bought with a click.
Packaging type
Packaging condition
Date Code
Additional Information

0 suppliers for FGD3N60LSDTM available

0 suppliers available

Technical Details

back to top
  • JESD-30 Code
    R-PSSO-G2
  • Sub Category
    Insulated Gate BIP Transistors
  • Configuration
    SINGLE WITH BUILT-IN DIODE
  • JESD-609 Code
    e3
  • Package Shape
    RECTANGULAR
  • Package Style
    SMALL OUTLINE Meter
  • Surface Mount
    YES
  • Terminal Form
    GULL WING
  • Case Connection
    COLLECTOR
  • Terminal Finish
    Matte Tin (Sn)
  • Terminal Position
    SINGLE
  • Additional Feature
    LOW CONDUCTION LOSS
  • Number of Elements
    1
  • Number of Terminals
    2
  • Qualification Status
    Not Qualified
  • Package Body Material
    PLASTIC/EPOXY
  • Polarity/Channel Type
    N-CHANNEL
  • Transistor Application
    MOTOR CONTROL
  • Turn-on Time-Nom (ton)
    85 ns
  • Gate-emitter Voltage-Max
    20 V
  • Turn-off Time-Nom (toff)
    1420 ns
  • Operating Temperature-Max
    150 Cel
  • Collector Current-Max (IC)
    6 A
  • Moisture Sensitivity Level
    1
  • Power Dissipation-Max (Abs)
    40 W
  • Transistor Element Material
    SILICON
  • Gate-emitter Thr Voltage-Max
    5 V
  • Collector-emitter Voltage-Max
    600 V
  • Peak Reflow Temperature (Cel)
    260
  • Time@Peak Reflow Temperature-Max (s)
    NOT SPECIFIED
icon-quote-it-whiteicon-suppliersupplier iconicon/purchasesGroup 2icon/saved-carticon/search-logfacebooklinkedinTwitterxing