CY7C342B-30RMB
Cypress Semiconductor Corporation
- Lifecycle statusDiscontinued
- DescriptionUV PLD, 60ns, 128-Cell, CMOS, CPGA68
- Category
- ECCN3A001.a.2.c
- ECCN GovernanceEAR
- HTS Code8542.31.00.55
- SB Code8542.31.00.55
- JTAG BSTNO
- TechnologyCMOS
- Width (mm)27.9527
- Length (mm)27.9527
- JESD-30 CodeS-CPGA-P68
- Organization7 DEDICATED INPUTS, 52 I/O
- Package CodeWPGA
- Package ShapeSQUARE
- Package StyleGRID ARRAY, WINDOW Meter
- Surface MountNO
- Terminal FormPIN/PEG
- J-STD-609 Codee0
- Output FunctionMACROCELL
- Terminal FinishTIN LEAD
- DLA QualificationNot Qualified
- Temperature GradeMILITARY
- Terminal PositionPERPENDICULAR
- Additional FeatureLABS INTERCONNECTED BY PIA; 8 LABS; 128 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
- Number of I/O Lines52
- Number of Terminals68
- Terminal Pitch (mm)2.54
- Number of Macro Cells128
- Package Body MaterialCERAMIC, METAL-SEALED COFIRED
- In-System ProgrammableNO
- Propagation Delay (ns)60
- Seated Height-Max (mm)5.08
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- Programmable Logic TypeUV PLD
- Package Equivalence CodePGA68,11X11
- Clock Frequency-Max (MHz)27.7
- Number of Dedicated Inputs7
- Operating Temperature-Max (Cel)125
- Operating Temperature-Min (Cel)-55
- Screening Level / Reference Standard38535Q/M;38534H;883B
0 suppliers available to buy or to bid for CY7C342B-30RMB
Send an RFQ
Your RFQ will be directly sent to our expert: Pari
Send an RFQ
CY7C342B-30RMB